In this work we use the high pressure sputtering technique to deposit the high permittivity dielectric gadolinium scandate on silicon substrates. This nonconventional deposition technique prevents substrate damage and allows for growth of ternary compounds with controlled composition. Two different approaches were assessed: the first one consists in depositing the material directly from a stoichiometric GdScO 3 target; in the second one, we anneal a nano-laminate of <0.5 nm thick Gd 2 O 3 and Sc 2 O 3 films in order to control the composition of the scandate. Metal-insulator-semiconductor capacitors were fabricated with platinum gates for electrical characterization.
I. INTRODUCTION
Gadolinium scandate competes with other oxides for replacing Hf-based high permittivity dielectrics in metal-insulator-semiconductor field effect transistors (MISFETs) [1, 2, 3, 4, 5] . This material could also be applied on high mobility substrates for high frequency applications [6] . Its main advantages over HfO 2 are that GdScO 3 remains amorphous and stable up to 1000 °C in contact with Si [7] , showing a relative permittivity of 20-30 [8] . HfO 2 presents a low crystallization temperature (around 500 °C) [9] , so a mixture of this oxide with SiON is used to keep the dielectric amorphous. However, this comes at the expense of lower relative dielectric constants (for example, 11 for HfSiO 4 [10] ).
In the microelectronic industry, atomic layer deposition (ALD) predominates over other deposition techniques for high permittivity materials because of many reasons: thickness control, conformal growth, uniformity, reproducibility, interface control, scalability, etc [11, 12] . Its main disadvantage is the moderately high deposition temperatures (300-500 ºC), used in order to avoid chlorine or carbon contamination from precursors. These temperatures tend to oxidize Si surface. On the other hand, physical vapor deposition based techniques provide simpler processes with low-cost of ownership.
Particularly, high pressure sputtering (HPS) uses high purity targets with inert sputtering gases, so film contamination is expected to be low. Depositions are performed at low temperatures and pressures in the 100 Pa range, three orders of magnitude over conventional sputtering systems [13, 14] . The sputtered atoms emitted from the target collide with the gas medium, lose their energy and thermalize within a short distance 3 (0.1-0.3 cm) [15, 16] . This thermalization length is significantly shorter than the targetsubstrate distance (in our system 2.5 cm), so the particles reach the substrate by a pure diffusion process, preventing substrate damage. These lower deposition temperatures also minimize the undesirable SiO x regrowth between the high permittivity material and the Si substrate, reducing the minimum equivalent oxide thickness (EOT) achievable.
Conformability is also expected to improve with respect to conventional sputtering due to the short thermalization lengths.
This work compares gadolinium scandate deposited by HPS from a GdScO 3 target and the one obtained from a nano-laminate of <0.5 nm Sc 2 O 3 and Gd 2 O 3 layers, using in all cases high purity targets. The use of two different targets to deposit the nano-laminate allowed us to control the composition of the ternary Gd 2-x Sc x O 3 through the thicknesses of the layers of the binary oxides. In fact, our purpose was to obtain Gd-rich Gd 2-x Sc x O 3 because of two reasons: it presents higher relative permittivity than other compositions [17] and Gd 2 O 3 presents better stability with Si than Sc 2 O 3 [18] . For the electrical characterization, metal-insulator-semiconductor (MIS) capacitors were fabricated. With both kinds of dielectrics, we used Pt as the gate metal to avoid any reaction with the insulator layer and thus to measure the gadolinium scandate bare properties.
II. EXPERIMENTAL DETAILS
Dielectric deposition was performed on n-Si (100) wafers with a resistivity of 200- Ti/300 nm Al stack was evaporated on the backside of the wafer as the substrate contact.
Finally, the devices were annealed in forming gas (FGA process) for 20 min at 300 and 450 °C. These low temperature annealings in forming gas are commonly used as one of the final steps of microchip fabrication to achieve interface trap passivation [20] .
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Moreover, back end of line limits annealing temperatures to 450 -500 °C [21] .
Admittance at 100 kHz and leakage current were measured with an Agilent 4294A impedance analyzer and a Keithley 2636A system respectively. EOTs were extracted by analyzing capacitance vs. voltage curves by means of the Hauser algorithm [22] , which takes into account quantum-mechanical effects.
After electrical characterization the devices were studied through transmission electron microscopy (TEM). Samples were milled by a focused ion beam by means of the ex-situ lift out technique and were observed at 200 keV in a Tecnai T20 microscope from FEI.
III. RESULTS AND DISCUSSION
We start with the analysis of the insulator/Si interface through the FTIR spectra of the samples. FTIR spectra are represented in Fig is proportional to the SiO 2 thickness [25] , so the area of this peak between ~950 cm -1 and ~1020 cm -1 can be used as a qualitative estimation of the SiO x interface layer thickness [26] . The shift towards lower wavenumber with respect to the ideal SiO 2 band is related 6 to the fact that the interface consists of Si suboxide and/or a stressed interfacial layer [23] . The bands that appear at ~820 and ~910 cm -1 are attributed to the correction of spectra with Si substrate and have been observed in previous works [18, 27, 28] .
In Fig. 1(a In order to analyze the composition of the grown films, XPS survey spectra were acquired and are shown in Fig. 2(a) . The C 1s peak at a binding energy (BE) of 284.8 eV can be clearly seen in the survey scans. This adventitious carbon was the only contamination observed. Nevertheless, this kind of contamination could be due to the transport of the sample from the laboratory to the XPS system. For the binary oxides, although both targets (Gd 2 O 3 and Sc 2 O 3 ) were working during deposition, the Sc 2 O 3 only displays the Sc 2p doublet, while the Gd 2 O 3 , the Gd 4d and 3d doublets. This indicates that the growth of the binary oxides is not contaminated by the other target although both are being sputtered during deposition. This is due to the small thermalization length, the 7 main advantage of HPS over conventional sputtering. Sc 2p doublet and Gd 3d 5/2 peak can be observed in high resolution in Fig. 2(b) . The areas of these curves provide the composition of the films. Quantitative XPS data indicate that both grown binaries are stoichiometric [18, 29] . On the other hand, the composition calculated for the ternary oxide obtained from the nano-laminate is Gd 1.8 Sc 0.2 O 3 [28] . This way, the ternary oxide is
Gd-rich, as we were aiming. Regarding the composition of the ternary grown from the stoichiometric target, the Sc/(Sc + Gd) atomic ratio obtained is around 0.5-0.6, which implies that the Sc content is slightly larger than that of Gd. This effect means that there is a preferential sputtering of Sc over Gd, a fact not surprising since its atomic mass is around 45 g mol -1 , which contrast with that of Gd around 157 g mol -1 . We will see later that the Gd-rich ternary compound shows better electric properties in terms of permittivity than the Sc-rich counterpart, as in ref. 17 . From them, their thicknesses and structures can be approximately measured. Fig. 3(a) shows no appreciable SiO x interface between the dielectric and the Si for the ternary system obtained from the two binary targets. Besides, no multi-layer structure can be observed inside this layer, implying that the FGA has achieved the intermixing of the films, as desired. A slight contrast within the layer may indicate that the interfacial SiO x has diffused through the dielectric layer, forming a ~4 nm thick silicate in the proximity of the Si substrate. The two-layer structure was deduced according to images of the sample in back scattering electron mode (not shown) and the electron-dispersive X-ray (EDX), acquired during electron microscopy and shown in Fig. 4 . Fig. 3(b) shows a 1. Fig. 3 and 4) , it was observed that a 1.8 nm thick SiO x interface layer was developed between the GdScO 3 and the Si. This SiO x interface must grow during ternary deposition. It remains with the same thickness after the FGAs, 9 so the ternary compound shows a good stability, at least up to 450 °C. Assuming a relative permittivity of 3.9 for this SiO x layer, then the relative permittivity obtained for the gadolinium scandate is around 24, which agrees with the permittivity of the bulk material [8] . On the other hand, the C HF in accumulation of the nano-laminate, shown in reported that Gd-rich Gd 2-x Sc x O 3 presents higher dielectric constant than the stoichiometric ternary oxide. The increase of the permittivity with the mixing of both oxides is related to the appearance of Gd-Sc bonds that change the molecular polarizability of the compound. The polarizability and the dielectric constant are related through the Clausius-Mossotti equation [30] . the GdScSiO, and this value is low enough for the next generation of gate insulators [31, 32] .
Finally, the density of interface defects D it was estimated by the conductance method [20] at 100 kHz. 
IV. SUMMARY AND CONCLUSIONS
Gadolinium scandate was deposited by HPS through two different processes:
sputtering of a stoichiometric GdScO 3 target or deposition of a nano-laminate of Sc 2 O 3
and Gd 2 O 3 films. The deposition of the nano-laminate let us control the composition of the film. The GdScO 3 obtained from the stoichiometric target is slightly Sc-rich and presents a 1.8 nm Gd and Sc doped SiO x interface. This SiO x is highly defective and its low permittivity limits the lowest EOT achievable, although it maintains a low leakage current. However, the latter approach permits obtaining, after an FGA at 450 °C, Gd-rich Spectra of the GdScO 3 as deposited and after the FGA at 300 and 450 °C. In (a) the gadolinium scandate was obtained from the nano-laminate and in (b) the dielectric was deposited from a high purity target of GdScO 3 . 
